This laboratory exercise provides practice with the CPU architecture, especially
R3 = R2-R1
Suppose we wish to add the contents of memory locations 0 through 7 and store the result in memory location 8.How many cycles would this take? What are the settings for each cycle? (Just describe each, you don't need to actually do it in the simulator.)
This work is licensed under a
Creative Commons Attribution-Noncommercial-Share Alike 3.0 United
States License
.