Due: 10:30 pm Tuesday 8 October
Summary: You will build a 4x4 register file.
Collaboration: Complete this assignment individually. You may ask the mentors or instructor for assistance if anything is unclear, but may not collaborate with others for this assignment.
Submitting: Submit your completed registers.circ to the appropriate Assignment in PioneerWeb. Be sure to follow the submission guidelines and use precisely this file name.
In this assignment, you will build a register file with four 4-bit registers. This register file will reappear along with your ALU from the previous assignment later in the semester when we construct an entire processor datapath in Logisim.
Download the starter file registers.circ and complete all of your implementation in this file.
Please do not move or rename any input and output pins in the starter file—this makes it difficult for us to test your implementation.
In the “4-bit register” subcircuit, build a four-bit register from four D flip-flops. Use Logisim’s built-in D flip-flop components, which are available in the explorer pane’s “Memory” category. Your four bit register must have the following inputs and outputs:
output (4 bits)data (4 bits)write_enable (1 bit)data input should be written to the register on a falling clock edge.
clock (1 bit)Writing to the register should be controlled by the clock signal with write_enable connected to the flip-flop’s “Enable” pin en (on the bottom of the flip-flop). The value from data should be stored on the falling clock edge, only when write_enable is high. Logisim defaults to rising-edge flip-flops, so you will need to change this in the flip-flop’s attribute panel.
In the “4x4 register” subcircuit, build a register file consisting of four copies of your “4-bit register” subcircuit. The register file has the following inputs and outputs:
data (4 bits)write index
output (4 bits)read index
read (2 bits)output
write (2 bits)write_enable is set
write_enable (1 bit)data should be written to the register specified by the write index.
clock (1 bit)Be sure to thoroughly test your logic circuit before submitting your work. Unfortunately, because this is a sequential logic element, the simple truth-table based test mechanisms used previously no longer work. —
Copyright © Janet Davis, Charlie Curtsinger, and Jerod Weinman
This work is licensed under a Creative Commons Attribution NonCommercial ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nc-sa/4.0/ or send a letter to Creative Commons, 543 Howard Street, 5th Floor, San Francisco, California, 94105, USA.